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ABSTRACT — A reconfigurable hardware 
implementation of a high-parallel architecture for MPEG-4 
motion estimation is proposed in this paper. It possesses the 
characteristics of low power dissipation and low cost, thus 
primarily aiming at video-based mobile applications. The 
architecture employs a dual-register/buffer technique to 
reduce preload and alignment cycles and a high-parallel 
pipeline to reduce power consumption of redundant memory 
access. As an example, a content-based full-search block-
matching algorithm has been mapped onto this architecture 
using a 16-PE array. This has the ability to calculate the 
motion vectors of 20fps QCIF video sequences in real time at 
8.2 MHz clock rate with 36.76mw power dissipation using a 
Xilinx Spartan II FPGA. 
Index Terms — MPEG-4, motion estimation, VLSI, full-
search.  
I. INTRODUCTION 
With the latest development of wireless systems, various 
conventional multimedia services can be provided on mobile 
platforms e.g. real-time video/image transmission, video-on-
demand, email/ web browsing and so on. Among these, real-
time video-based applications play an important role of mobile 
multimedia service [1, 2]. However, due to the inherent data 
intensity of video sequence, compression techniques are 
required to reduce the video size. This is mainly achieved by 
reducing spatial and temporal redundancies within video 
streams. Generally, the motion estimation (ME) technique is 
introduced to explore temporal redundancies, which are the 
main concern of video compression. Since ME operations can 
take up to 80% of the computational burden of a complete 
video compression procedure, it is the most important 
component in real-time video applications [3]. Many VLSI 
architectures for ME have been proposed for video 
compression. However, most of them target MPEG-1/2 video 
coding applications, such as videophone, video conferencing, 
video broadcasting, etc. These architectures are not 
particularly suitable for mobile and low power applications 
[4]. In this paper, a low-power FPGA implementation of a high 
parallel architecture [5] is presented. The proposed ME 
architecture and its implementation aim at low-power, low-cost 
mobile applications. It achieves the features of low power by 
adopting high data utilisation parallel pipeline architecture [3] 
and low cost by using FPGA implementation. In addition, 
three groups of buffers are integrated into the architecture for 
storage of current block, search range and temporary sum 
absolute difference (SAD), respectively, in order to reduce the 
unnecessary memory access. Moreover, dual-register 
processing elements (PE) are adopted to accelerate ME 
calculation. 
The rest of this paper is organised as follows. In section 2, 
ME algorithms are briefly presented. In section 3, the 
proposed VLSI architecture is described in detail focusing on 
dual-register PE architecture and buffers. Section 4 analyses 
performance parameters in terms of minimum required clock 
rate and minimum memory bandwidth. FPGA implementation 
results and comparisons with other architecture are given in 
section 5. Finally, conclusions are drawn in section 6.  
II. MOTION ESTIMATION ALGORITHMS 
Recently, the MPEG-4 video coding standard, which 
features high compression rate, high interactive and object-
oriented compression [6, 7], has been introduced to wireless 
multimedia transmission [1, 2]. It adopts block-matching 
algorithms with alpha binary plane to achieve motion 
estimation [3, 8]. Fig. 1 illustrates the principle of the block 
matching motion estimation technique. First, the video frames 
are segmented into N×N non-overlapping rectangular blocks. 
Every block within the current frame is matched to the 
corresponding blocks (candidate blocks) within a given search 
range on the previous frame. A matching criterion, or 
distortion function, that measures the similarity between the 
current block and candidate block is calculated. Then, a 
motion vector to the position of the candidate block, which has 
the minimum measurement with the current block, is generated 
to replace the real movement of the objects in a compressed 
video stream [3]. Thus, the temporal redundancy within a 
video sequence is reduced. 
A. Full-search block-matching algorithm 
Because of its low distortion and regular data flow, the full-
search block-matching algorithm has been widely used in 
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Fig. 1.  Block matching motion estimation 
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motion estimation. In this algorithm, the current block located 
at the pixel (x,y), as shown in the Fig. 1, is matched to every 
candidate block within a (2p+N-1)×(2p+N-1) search window, 
where [-p, p-1] is the pixel search range. For every candidate 
block with a displacement (dx, dy), a sum of absolute 
difference (SAD) is calculated, which is given by 
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where Ik(m,n), Ik-1(m,n) are the intensity values of the pixels 
located at position (m, n) in current and previous blocks, 
respectively. A similar SAD for the next candidate block is 
calculated and compared to the existing SAD. The block 
giving the smaller SAD is kept as the minimum candidate. 
This process loops until all candidate blocks are matched and a 
final minimum SAD is obtained. The motion vector is the 
displacement (dx, dy) of the block, which has minimum SAD 
within the current block [3]. 
 
B. Content-based Motion Estimation 
Natural video scenes contain many types of arbitrary-shaped 
video objects. However, in previous video coding schemes 
(MPEG-1/2), they are treated as unique video blocks as shown 
in Fig. 2. The recently finalised MPEG-4 standard emphasises 
content-based video coding, which is different from previous 
versions of video coding standards [7, 8]. In the MPEG-4 
standard, video frames are segmented into video objects as 
demonstrated in Fig. 3. 
In order to support the motion estimation of arbitrary-shaped 
video objects, an alpha binary plane has to be defined. The 
alpha plane contains the information on whether a pixel is 
inside the object or not [3]. Thus, the SAD for the video object 
can be represented below: 
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where alpha (x, y) is the binary value for the (x, y) pixel in the 
current block. The value is one when the pixel is inside the 
object; otherwise, it is zero, as shown in Fig. 4. Thus, the SAD 
is calculated only for the video object rather than the video 
block. 
 
III. THE PROPOSED ARCHITECTURE 
A. System Overview 
The Fig. 5 shows the block diagram of the proposed ME 
architecture, which includes five components: memory unit, 
address generator, PE array, minimum unit and control CPU 
[3].  
The memory unit is divided into two modules, one of which 
is to store current frame data and alpha plane data; another is 
for previous frame data. The address generator computes the 
addresses, at which the candidate pixels for block matching are 
stored. It also fetches the pixel data from the memory unit and 
feeds them into the PE array. The PE array computes the 
absolute difference between previous and current frames and 
sends result to the minimum unit. Then, the SADs of all 
parallel-processed blocks are generated in the minimum unit, 
and these SADs are compared to find the minimum one to be 
stored in the minimum SAD register. Meanwhile, a minimum 
flag signal is output to the control CPU, which, jointly with 
address generator, gives the location where a motion vector is 
found. 
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Fig. 3.  Video object and background in content-based video 
coding standard. 
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Fig. 2.  Video blocks in previous video coding standard. 
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Fig. 4.  Illustration of alpha binary plane 
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B. PE Array 
The PE array is a key component of ME architecture. It 
predominantly determines the performance of the system in 
terms of memory bandwidth and minimum clock rate for real-
time processing. Based on a one-dimensional tree architecture 
presented in [9], PE array architecture uses additional preload 
cycles and in order to increase the parallelism of the data flow, 
a group of parallel-pipelined processing elements have been 
adopted, as shown in Fig. 6. 
 
In this architecture, motion estimation is carried out in two 
stages, preload and matching. In preload cycles, as shown in 
Fig. 7, current block data and alpha plane data are preloaded 
into the PE array. They are stored locally in the register within 
corresponding PEs. Then, as illustrated in Fig. 8, in the 
matching cycles, previous block data are loaded into the PEs 
by parallel pipelining. Before matching to the preloaded 
current data, previous data must align with the current data. It 
takes NPE clock cycles to align previous data with current data, 
where NPE is the number of PEs. While the SAD calculation 
starts, the previous data shift from left to right within the PE 
array until they match the corresponding current data already 
in the PE array. In every clock cycle, NPE absolute difference 
values for each of the parallel-processed blocks are calculated; 
they are summed up by a group of adders in the PE array (Fig. 
6). The summed result is then sent to the minimum unit to 
calculate the SADs for each of the matching points and the 
unit finds the minimum SAD for motion vector. 
Apparently, there should be NPE processing elements in the 
PE array. Here, we assume that NPE is 16, and as an example, 
full search BMA is chosen to evaluate this architecture. In this 
case, Np candidate blocks can be processed simultaneously, 
and the pipelining can be organised as in Fig. 9. 
 
C. Dual Register/Buffer Structure 
The architecture presented in the section III B suggests that 
current data and alpha plane data need to be loaded only once 
when processing Np candidate blocks. Hence, as Np is 
increased, the bandwidth required for processing current data 
is sharply reduced. However, extra clock cycles are needed to 
preload current data and align previous data with current data, 
thus the PEs are in idle status during the preloading and the 
alignment. For instance, 16 cycles are needed to preload 
current data and alpha plane data, and 16 cycles are needed to 
achieve the data alignment for a 16-PE architecture. This can 
cause a high clock speed requirement. To solve the problem, a 
dual register/buffer structure has been introduced in the 
processing elements. As illustrated in the Fig. 10, in each of 
the PEs, there are two 8-bit registers for the previous data and 
two 9-bit registers for the current and alpha plane data, 
respectively. This allows preloading and matching to be 
performed simultaneously. While the PE is matching the data 
in register Group A, the following data are preloaded into 
register Group B. Furthermore, when the matching operations 
of the data in Group A are completed, the PE switches  
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Fig. 5.  System block diagram 
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Fig. 6.  PE array structure 
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Fig. 8.  Matching cycles 
Therefore, the parallel pipeline is organized like 
this:
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Fig. 9.  Pipeline organisation 
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operational mode to match the data in Group B, while the 
Group A register is being accessed during preloading cycles. 
D. High Parallelism 
Whereas different from other architectures presented in [3, 4, 
10, 11, 12] high-parallel processing can be easily achieved 
with the proposed architecture, because high number of blocks 
(more than 16) can be processed simultaneously. Fig. 11 
illustrates the data flow organisation of the architecture 
processing 32 blocks in parallel. In this illustration the pixel 
search range is [-8, 7] and the block size is 16×16. When the 
data of the first row (from [1, 1] to [1,16]) of the current 
block is in the PE array, as shown in Fig. 11 (a), all previous 
data need to be matched in the search range, as shown in the 
Fig. 11 (b). The data required to match the first sixteen blocks 
is the first row of the search range, as shown in the Fig. 11 (c). 
To achieve high-parallel processing, we simply load the data 
from the blocks 17 to 32 (i.e., the second row of the search 
range) after completing the matching of blocks 1 to 16 without 
changing the current data, as shown in Fig. 11 (d). Hence, 
there is no need to access the memory for another group of 
current data, nor preloading cycles. Furthermore, with the dual 
register/buffer structure, data in the second row are loaded into 
register Group B at the same time as matching the first row 
data in register Group A. This allows the alignment cycles to 
be skipped for the previous data. 
E. Scalability 
Both single register and dual register architectures can be 
used to construct more powerful 2D ME engines without 
changing the main structure. For instance, Fig. 12 illustrates a 
2-D system, which is stacked by 16-PE architectures with 
single register. The dash-line box shows a 16-PE ME engine, 
which is defined as a sub-system in scaled architectures. Each 
sub-system processes 16 pixels, which are within a row in the 
search range (Fig. 11 c). Obviously, compared to the non-
scaled ones, the system through-put is increased and the 
minimum clock rate required is further reduced. If two or more 
rows of previous data within the search window are processed 
simultaneously in ME engines, in other words, the sub-block is 
larger than a single previous data row, some of the data rows 
will be overlapped in adjacent 2p candidate sub-blocks, as 
shown in Fig. 13. Here the two dash-line boxes show the data 
needed for adjacent 2p candidate sub-blocks. The overlapped 
data can be reused for calculating the next 2p candidate sub-
blocks by passing them from the lower sub-system to the upper 
one. Therefore, we connect the end of the match bus in the 
lower sub-system to the match bus of the upper one (Fig. 12) 
to achieve data reuse. In single buffer architecture, 2p shift 
registers are added in order to delay the data from the lower 
sub-system and synchronise the operations. In the dual buffer, 
one group of buffers can be used as a shift register while the 
other one is in process of operation. Thus, a dual buffer PE can 
be used to construct a scaled system without adding extra 
components. As a result, the memory bandwidth can be 
reduced by improving the data reuse efficiency. 
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IV. PERFORMANCE ANALYSIS 
This section analyses minimum required memory bandwidth 
and minimum clock rate, which are important parameters in 
terms of power consumption and speed. 
A. Minimum Required Clock Rate 
If we denote Nh × Nv for the frame size, fps for the frame 
rate, [-p, p-1] for search range and N×N for block size. Then 
the minimum clock rate of single register PE architecture is 
given by  
PEp
vhPEprePE
gleclk NNN
NNfpspNpNNN
C
××
×××××+−+
= 2
22
sin_
)2(]2)1(/[ (3) 
where NPE is the number of processing elements; Npre is the 
number of preload buses; Np is the number of parallel 
processed candidate blocks [5]. 
For the PE array with the dual register/buffer structure, there 
are only NPE – 1 preload cycles at the beginning of motion 
estimation process and 2p matching cycles per sub-block. 
Hence, the minimum clock rate can be calculated as: 
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The pictorial representation of these formulas is given in 
Fig. 14, which clearly shows the relationship between the 
minimum clock speed and Np (where Npre is 4). 
Similarly, for scaled single register architectures, we have: 
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If we adopt NPE = 16, 32, 64, 128 and Np = 16, 32, 64 and 
128, respectively, the pictorial presentation of the minimum 
clock rate can be given in Fig. 15.  
From the figure, it is clear that the clock rate is reduced as NPE 
and NP increases. Also as NPE increases, parallelism decreases.  
 
For architectures with dual register/buffer structure, the 
clock rate can be further reduced by scaling architectures, as 
presented in Section III. E. The minimum clock rate can be 
calculated using: 
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Fig. 16 illustrates the minimum required clock rate for ME 
engines with a dual register/buffer, where we select NPE = 16, 
32, 64, 128 and Np = 16, 32, 64 and 128 as the parameters. 
The results for the non-scaled architecture show that the 
minimum required clock rate is entirely determined by NPE. 
B. The minimum memory bandwidth 
Power consumption is another important consideration for 
the intended mobile applications. For ME algorithms, memory 
access operations are dominant factor that contributes to power 
consumption, rather than clock rate [3]. For the proposed 
architecture, minimum memory bandwidth can be determined 
as below. 
If MBW represents the total amount of data fed to the PE 
array per second, then MBW is equal to the quantity of memory 
access for every candidate block multiplied by the number of 
candidate blocks. Both single and dual buffer architectures 
have the same amount of memory access in calculating every 
block. Therefore, the memory bandwidth for both architectures 
can be given as:  
2&
1)(
N
fpsNNNN
N
QQM vhcansub
p
previousalphacurrentbw
××
××××+=  (7) 
where the Q current & alpha is the quantity of current and alpha 
data memory access for every sub-block; and the Q previous  is 
the quantity of previous memory access for Np candidate sub-
blocks.  
 
Fig. 14.  Relationship between Minimum Clock Speed and Np 
 
Fig. 15.  Relationship among minimum clock rate, NPE, and NP 
 
Fig. 16.  Minimum required clock rate for architectures with 
dual register/buffer 
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Then, 
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If the preload bus has 9 bits, 8 bits are needed for the 
current block and 1 bit for the alpha plane data. The matching 
data bus is an 8-bit bus for the previous data. The above 
formula can also be represented pictorially, as shown in Fig. 
17. 
The minimum memory bandwidth can be reduced by scaling 
the architecture. We use the same approach to analyse the 
minimum memory bandwidth for scaled architectures as we 
did with non-scaled architectures. Thus, we have 
2
2
2
)2(1)8)12()1
216
(9(
N
fpsNNp
N
N
N
Np
p
NNNM vh
PEp
pPE
PEbw
××
×××××−+×−++×=
 (9)  
The memory bandwidth can be presented by the bar chart as 
shown in Fig. 18, where we used 2, 4, 6, and 8 sub-system and 
16, 32, 64, 128 parallel processed blocks, respectively. 
 
From the figure, we can see that the minimum memory 
bandwidth is sharply reduced as Np and NPE increases.  
Moreover, the higher NPE is quicker the minimum clock rate 
declines with the increase of Np. In other words, the scaled 
architecture with more sub-systems and a higher number of 
parallel processing blocks has the higher data utilisation rate. 
A detailed analysis of clock rate and minimum bandwidth for 
the different systems has been carried out and the results are 
given in Tab. 1. Here CLK is minimum required clock cycle 
for real-time processing, Ncycle and Bytes/ MB are for the 
number of clock cycles and memory access (in bytes) in the 
process of calculating a block, respectively. Ncycle represents 
the architecture’s hardware utilisation efficiency, which 
determines the minimum required clock rate. Bytes/MB 
represents performance in terms of data re-use, which can 
reduce the power consumption with less memory access. 
Apparently, while the non-scaled architecture has reasonable 
minimum speed and memory bandwidth required for mobile 
video applications, the scaled architecture provides the higher 
speed and memory bandwidth, which are crucial for future 
high-resolution applications.  
 
C. Analyses result comparisons 
The comparison of Ncycle and Bytes/MB with other 
architectures are shown in Tab. 2. The proposed 16-PE system 
has the same Ncycle as other 16-PE architectures. However the 
memory access parameter (Bytes/MB) is reduced about 29% 
compared to SEII in [10]. The 64-PE system reduced the Ncycle 
by 51% compared to the QCIF profile in [12].  
 
V. FPGA IMPLEMENTATION AND COMPARISONS 
A. FPGA Implementation 
FPGA (Filed Programmable Gate Array) has proved to be a 
high-performance and economic method of digital IC 
implementation due to its short development period and 
flexibility. Aiming at low-power, low-cost mobile video 
applications, a 16-PE, 128-block-parallel dual buffer PE 
architecture with two embedded block RAM and one 
distributed RAM is prototyped on a single Xilinx Spartan II 
 
Fig. 17.  Relationship between Minimum Memory Bandwidth and Np 
 
 
Fig. 18.  Relationship among memory bandwidth, Np, and NPE 
TABLE  I 
DETAILED ANALYSIS RESULTS FOR THE SELECTED SYSTEMS 
NPE Np 
CLK Single 
Register 
CLK 
Double 
Register 
Memory 
Bandwidth 
(Byte/s) 
Ncycle with 
Single 
Register 
Ncycle with 
Dual 
Register 
Bytes 
/MB 
16 128 17,233,920 8,110,095 16,853,760 8,704 4,096 8,512 
32 128 8,616,960 4,055,055 9,979,200 4,352 2,048 5,040 
64 64 4,561,920 2,027,535 9,155,520 2,304 1,024 4,624 
64 128 4,308,480 2,027,535 6,541,920 2,176 1,024 3,304 
128 64 2,280,960 1,013,775 7,682,400 1,152 512 3,880 
128 128 2,154,240 1,013,775 4,823,280 1,088 512 2,436 
TABLE 2 
ANALYSIS RESULT COMPARISONS 
 SE II [10] [11] 
QCIF 
profile 
[12] 
Proposed 
architecture 
1 
Proposed 
architectur
e 2 
PE number 16 16 64 16 64 
Algorithm 
Content
-based 
Full-
search 
Full-
search 
Enhanced 
Full-search 
Content-
based Full-
search 
Content-
based Full-
search 
Ncycle 4,111 4,111 2,116 4,111 1,024 
Bytes/MB 12,047 ---- ---- 8,512 3,304 
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FPGA chip. We chose block size N×N = 16×16 and search 
range [-7, 8] for MPEG-4 content-based full-search motion 
estimation. The VLSI area in terms of gate equivalents is 
shown in Tab. 3. The PE array has the highest cost of all the 
hardware component this is because of its complexity. Due to 
the regularity of full-search algorithm, the AGU and main 
controller only occupy a small number of logic gates, which 
indicated a low-cost design. The gate equivalent of the chosen 
architecture is about 10k. 
The minimum required clock rate and power consumption 
for a group of popular video profile are given in Tab. 4. 12.5% 
is used as default switching rate for average condition during 
the simulation, while 100% represents the worst case. For 20 
fps QICF real-time motion estimation, the proposed 
architecture operates at 8.2 MHz and consumes 36.76 mw 
energy. Therefore, the proposed architecture and its 
implementation is suitable for targeted low-cost and low-
power mobile video applications. 
B. Implementation Comparisons with Other Architectures 
The Tab. 5 gives the implementation comparison between 
proposed architecture with some existing ones. It shows that it 
can operate at a relatively lower speed while processing the 
same among of video data as other architectures. Furthermore, 
its power consumption is also much lower than other 
comparable architectures as shown in the table. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
VI. CONCLUSION 
This paper presents a parallel VLSI architecture for MPEG-
4 content-based motion estimation, aiming at mobile 
applications. The architecture features dual register/buffer PE, 
high parallelism and its scalability, thus reducing memory 
access and offering highly efficient ME operation. It is 
successfully prototyped on a single Xilinx Spartan II FPGA. 
The simulation result shows that it can calculate motion vector 
in real-time for 20 fps QICF video sequence at a 8.2 MHz 
clock rate. At the same time, the power consumption is only 
36.76 mw. In addition, fast-search algorithms [13, 14] and 
dynamic power management [15, 16] is being investigated on 
the architecture. 
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